Abstract-The phase, frequency, and amplitude of the fundamental-frequency positive-sequence component of the grid voltage are crucial information in control of most grid-connected power electronic based equipment. Often, a standard phase-locked loop (PLL) with a prefiltering stage is employed for the extraction of this information. Inspired by the concept of delayed signal cancellation (DSC), the generalized DSC (GDSC) operator has recently been introduced as an interesting option for the PLL prefiltering stage. In its typical structure, the GDSC operator extracts the grid fundamental component and feeds it to a conventional synchronous reference frame PLL (SRF-PLL). The frequency estimated by the SRF-PLL is then fed back to the GDSC operator to make it frequency adaptive. This structure, however, suffers from two main drawbacks: 1) the system is highly nonlinear, and therefore, it is difficult to ensure its stability under all circumstances; and 2) adapting the GDSC to grid frequency variations increases the implementation complexity and computational effort, particularly when the interpolation techniques are used for this purpose. To avoid these problems while maintaining high accuracy in the extraction of grid voltage quantities, an efficient and lowcost implementation of the GDSC-PLL is suggested in this paper. The proposed structure, which is called the enhanced GDSC-PLL (EGDSC-PLL), uses a nonadaptive GDSC operator as its prefiltering stage and corrects the phase-shift and amplitude scaling caused by this operator by using two units, called the phase-error compensator and amplitude-error compensator. The effectiveness of the EGDSC-PLL is confirmed through simulation and experimental results.
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power supplies [1] , distributed generation systems [2] , flexible ac transmission systems [3] , and high-voltage direct-current systems [4] , [5] . To extract this information, different methods have been proposed in the literature. Phase-locked loop (PLL)-based algorithms are probably the most popular and widely used techniques owing to their robust performance and effectiveness. A PLL is a closed-loop feedback control system that synchronizes its output in frequency and phase with its input [6] . The phase detector, the loop filter, and the voltage controlled oscillator are common parts of almost all PLLs [6] . A major challenge associated with PLLs is how to achieve a high disturbance rejection capability without degrading the dynamic performance [7] . Different researchers have proposed different strategies to deal with this challenge. These methods can be classified into two major categories, namely in-loop and pre-loop methods.
The in-loop approaches can be considered as any modification in the PLL control loop to improve its dynamic response/filtering capability tradeoff. Some examples of such techniques are: 1) using adaptive notch filters [8] or adaptive lead compensators [9] for selective cancellation of harmonic components in the PLL control loop; 2) dynamically adjusting the gain of the frequency estimation loop to improve the PLL dynamic performance during startups and phase angle jumps [10] ; and 3) using moving average filters or repetitive regulators for elimination of all (or at least most) low-order harmonics in the PLL control loop [11] [12] [13] [14] [15] [16] [17] [18] .
The pre-loop methods, on the other hand, can be typically understood as a filtering stage, which is used before the input of the PLL and is responsible for extracting the FFPS component and eliminating (or at least attenuating) some (or most) of the grid voltage harmonics. The complex coefficient filters [19] , [20] , the space vector Fourier transform [21] , and the dual second-order generalized integrators [22] are the well-known pre-loop filtering methods.
Inspired by the concept of delayed signal cancellation (DSC) [23] [24] [25] [26] , the generalized DSC (GDSC) operator has recently been introduced as an effective solution to improve the performance of the PLL under adverse grid conditions [27] [28] [29] . Typically, the GDSC operator is employed as the PLL prefiltering stage and is responsible for extracting the grid voltage FFPS component. The PLL receives this component as its input and extracts its phase, frequency, and amplitude. The frequency estimated by the PLL is then fed back to the GDSC operator to make it frequency adaptive. The main drawback of this structure is that it is highly nonlinear, so it is difficult to ensure the stability of the whole system under all circumstances [30] . Moreover, adapting the GDSC operator to the grid frequency variations increases the implementation complexity and computational 0885-8993 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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burden, particularly when the interpolation techniques are used for this purpose.
To avoid the aforementioned problems, an efficient and lowcost implementation of the GDSC-based PLL is suggested in the paper. The proposed PLL structure employs a nonadaptive GDSC operator as its prefiltering stage and uses two units, called the phase-error compensator (PEC) and amplitude-error compensator (AEC), to correct the phase-shift and amplitude scaling caused by this operator in the presence of frequency drifts. Designing the PEC and AEC is based on the idea of postprocessing proposed in [31] . The small-signal model of the proposed PLL structure is also derived, which simplifies the tuning procedure and stability analysis. The effectiveness of the suggested PLL structure, which is called the enhanced GDSC-PLL (EGDSC-PLL), is confirmed through simulation and experimental results.
II. OVERVIEW OF DSC-PLL AND GDSC-PLL

A. DSC-PLL
Application of the DSC operator for extraction of the FFPS component in the stationary (αβ) reference frame can be expressed as [23] , [24] 
where v αβ (t) = v α (t) + jv β (t) is the grid voltage vector in the αβ frame, v
is the extracted FFPS voltage vector, T is the nominal value of the grid voltage fundamental period, and n is the delay factor. Taking the Laplace transform of both sides of (1) yields
where DSC n (s) is the transfer function of the αβ-frame DSC operator. Substituting s = jω into the transfer function of the DSC operator yields Fig. 1 illustrates the frequency response of (3) for n = 4, which is the recommended choice for blocking the fundamentalfrequency negative-sequence (FFNS) component of the grid voltage [23] . As shown, the DSC 4 operator provides unity gain with zero phase at the fundamental frequency of positive sequence and zero gain at the fundamental frequency of negative sequence. This means that the DSC 4 operator passes the FFPS component and blocks the FFNS component. It can also be observed that the DSC 4 operator blocks all harmonics of order
The 11th harmonic of negative sequence and 13th harmonic of positive sequence are the most important harmonic components that the DSC 4 operator cannot block. Fig. 2 shows the block diagram description of the DSC-PLL, which consists of a conventional synchronous reference frame PLL (SRF-PLL) and DSC 4 operator [25] , [26] . The DSC 4 op- erator is responsible for extracting the FFPS voltage vector, and the SRF-PLL is responsible for extracting the phase, frequency, and amplitude of this voltage vector. The DSC-PLL can provide an accurate estimation of the grid fundamental phase, frequency, and amplitude under unbalanced and/or low-distorted grid conditions; however, it fails to do so under highly distorted grid conditions, particularly when, in addition to the odd-order harmonic components, there are even-order harmonic components and dc offset in the grid voltage. To overcome this drawback, the idea of GDSC and GDSC-PLL has recently been proposed [27] [28] [29] .
B. GDSC-PLL
The idea behind the GDSC operator is quite simple: several DSC operators (with proper delay factors) are cascaded with the DSC 4 operator to block those harmonics that it cannot. The question that may arise here is: how many DSCs are needed for this purpose? The answer to this question depends on the anticipated harmonic pattern for the grid voltage. For example, if only odd-order harmonic components are expected in the grid voltage, then cascading three DSC operators with delay factors n = 8, 16, 32 with the DSC 4 operator is good enough to block them. However, the grid harmonic pattern is often unknown. Therefore, it should be assumed that all harmonic components of all sequences are present in the grid voltage. In this case, cascading four DSC operators with delay factors n = 2, 8, 16, 32 with the DSC 4 operator is often recommended [27] [28] [29] . Equation (4) Fig. 4(a) shows the GDSC-PLL proposed in [28] , which consists of three distinct parts: 1) the GDSC 2, 4, 8, 16, 32 operator, which extracts the FFPS voltage vector; 2) the SRF-PLL, which extracts the phase, frequency, and amplitude of the FFPS voltage vector; and 3) a frequency-feedback loop (FFL), which feeds back the estimated frequency to the GDSC 2, 4, 8, 16, 32 operator to make it frequency adaptive. The main drawbacks of this structure are the following: 1) the FFL makes the system highly nonlinear, so it is difficult to ensure the system stability under all circumstances [30] ; and 2) adaptation of GDSC operator to the grid frequency variations increases the required computational effort, particularly when the interpolation techniques are used for this purpose. Fig. 4(b) shows the GDSC-PLL proposed in [27] . To avoid the aforementioned stability problem, this structure uses two GDSC 2, 4, 8, 16, 32 operators and two SRF-PLLs: one set provides an estimation of the grid frequency for the other set. However, it clearly demands more digital resources. Fig. 5 shows the schematic diagram of the proposed EGDSC-PLL. As shown, to avoid the implementation complexity, the high computational burden, and the nonlinearity caused by adaptive GDSC operator, a nonadaptive GDSC operator is considered as the PLL prefiltering stage. This nonadaptive operator accurately extracts the FFPS component when the grid frequency is at its nominal value. However, it fails to do so in the presence of frequency drifts: the extracted FFPS component undergoes a phase shift and amplitude scaling under off-nominal grid frequencies. To correct these errors, two units, called the PEC and AEC, are designed and incorporated into the SRF-PLL structure.
III. PROPOSED STRUCTURE
A. Phase and Amplitude Error Compensation
Substituting s = jω g into (4), where ω g is the grid fundamental frequency, gives the phase and magnitude of the GDSC operator at the fundamental frequency as 
Defining ω g = ω o + Δω g , where ω o = 2π/T is the nominal value of grid frequency and Δω g denotes the deviation of grid frequency from its nominal value, and substituting it into (5) and (6) 
Notice that in the derivation of (7) no approximation is made; however, in the derivation of (8), it is assumed that the argument of the cosine term, which depends on the grid frequency, is much lower than the unity. Therefore, the accuracy of (8) should be evaluated. Fig. 6 compares the magnitude frequency response of the GDSC 2, 4, 8, 16, 32 operator with that predicted by (8) . It can be observed that (8) is quite accurate within the range of 50 ± 10 Hz, which is much wider than the allowable range of variations of grid frequency [34] .
Equations (7) and (8) show that a phase shift of −k ϕ Δω g and amplitude scaling of about 1 − k v (Δω g ) 2 in the extraction of the FFPS component by the PLL prefiltering stage happens. Considering that k ϕ and k v are constant gains that can be simply calculated using (7) and (8), respectively, and that the output signal of the integrator of the proportional-integral (PI) controller provides an estimation of Δω g , these errors can be simply compensated as shown in Fig. 5 .
B. Small-Signal Modeling
The small-signal modeling of the EGDSC-PLL is rather complicated. To simplify this task, the small-signal model of a simple DSC-PLL is first derived. This model is then extended to the proposed PLL structure. Fig. 7 shows the schematic diagram of the DSC-PLL, where DSC n , as mentioned before, denotes an αβ-frame DSC operator with delay factor n. Equation (2) expresses the transfer function of this operator. Fig. 8 shows the alternative mathematically equivalent representation of the DSC-PLL, in which the αβ-frame DSC operator is replaced by its dq-frame equivalent, i.e., the dqDSC n operator, in a generic synchronous reference frame rotating at the nominal angular frequency. The transfer function of the dqDSC n operator, as shown in (9), can be simply obtained by replacing s by s + jω o in the transfer function of the DSC n operator, because transferring from the stationary to the synchronous reference frame is mathematically equivalent to a frequency shift equal to the rotating speed of the synchronous reference frame [32] where Δθ
Using (11) and (9) and assuming that Δω g is a constant, the output signals of the dqDSC n operator, i.e.,v d andv q , can be obtained as Taking the Laplace transform of (14) giveŝ
where ΔΘ and Δθ + 1 , respectively. Using (15), the DSC-PLL small-signal model can be obtained as shown in Fig. 9 .
The small-signal model of the proposed EGDSC-PLL can now be derived by applying the following changes to the model shown in Fig. 9 .
1) The voltage amplitude V + 1 , which appears as a gain in the forward path of the DSC-PLL model, should be removed. The reason is that the proposed PLL uses an amplitude normalization mechanism before the PI controller. 2) The transfer function of the dqDSC n operator in the DSC-PLL model should be replaced by (16) which is the transfer function of the dq-frame equivalent of the GDSC 2, 4, 8, 16, 32 operator. 3) The PI controller integrator output, i.e., Δω g , should be multiplied by k ϕ and added to the small-signal model output in order to model the dynamics of the PEC. Fig. 10 shows the small-signal model of the proposed PLL, and Fig. 11 evaluates the accuracy of this model. As it can be observed, the derived small-signal model is very accurate and perfectly predicts the dynamic behavior of the EGDSC-PLL.
C. Stability Analysis and Parameter Design Guidelines
The derived small-signal model can be very helpful for stability analysis and for selecting the control parameters of the SRF-PLL. Using this model, the closed-loop transfer function 
of the PLL can be obtained as
which shows that the proposed PLL is stable for k p > 0 and k i > 0. Defining k p = 2ζω n and k i = ω 2 n , where ζ is the damping factor and ω n is the natural frequency, k p and k i can be determined by selecting appropriate values for ζ and ω n . As recommended in [33] , ζ = 1 is chosen for the damping factor. On the other hand, the natural frequency ω n should be tuned depending on the required stability margin, filtering capability, and transient response. Fig. 12 shows the variation of phase margin (PM) of the EGDSC-PLL as a function of ω n . It can be observed that increasing ω n , which corresponds to raising the speed of response and reducing the filtering capability of the PLL, decreases the PM. Here, ω n = 2π35 rad/s, which corresponds to PM ≈ 55
• , is adopted for the natural frequency of the EGDSC-PLL. This value ensures a fast dynamic response and good filtering capability for the PLL. Table I summarizes the selected values of the control parameters.
It should be mentioned that the gain margin (GM) of the proposed PLL is -5.75 dB. Notice that this negative GM does not mean instability. Indeed, as mentioned earlier, the proposed PLL is stable for positive values of k p and k i .
IV. SIMULATION AND EXPERIMENTAL RESULTS
In this section, the effectiveness of EGDSC-PLL is evaluated through simulation and experimental results. Simulations are carried out in MATLAB/Simulink environment and experimental results are obtained using a dSPACE MABXII DS1401 platform. Throughout the simulation and experimental studies, 
A. Symmetrical Voltage Sag With Frequency
Step Change 
B. Distorted and Unbalanced Grid Condition
In this test, the steady-state performance of EGDSC-PLL under distorted and unbalanced grid condition is evaluated. The harmonic components of the test voltage, which are summarized in Table II , are almost twice of the maximum allowed values according to the IEC standards [36] . This test is performed under off-nominal frequencies (ω g = 2π49 and ω g = 2π47 rad/s). The obtained results are shown in Fig. 14 . As it can be observed, the PLL phase and amplitude errors are limited to 0.5
• and 0.01 p.u., respectively, which confirm the high filtering capability of the EGDSC-PLL.
C. Asymmetrical Voltage Sag
This section evaluates the EGDSC-PLL performance under different levels of voltage sag at phase A of the grid voltage. During this test, the amplitudes of phases B and C are fixed at 1 p.u. This test, similar to the previous one, is carried out under off-nominal grid frequencies. The obtained results are shown in Fig. 15 . As it can be observed, the performance of the proposed PLL is quite good when the grid frequency is close to its nominal value. It, however, tends to worsen in the presence of large frequency drifts. To improve the performance of the proposed PLL in such scenarios, an extra DSC 4 operator can be included in the GDSC 2, 4, 8, 16, 32 operator.
V. COMPARISON WITH CONVENTIONAL GDSC-PLLS
The GDSC-PLLs proposed in [27] and [28] , which use frequency-adaptive GDSC operator in their structure, can provide a performance as good as that of the developed EGDSC-PLL; however, their implementations require a higher computational effort, particularly when the interpolation techniques are used for adapting them to the grid frequency variations. To support this claim, Table III summarizes the key elements of the suggested PLL structure and those proposed in [27] and [28] , and Table IV compares the mathematical operations required for the implementation of the nonadaptive GDSC operator with those of the adaptive GDSC with linear interpolation. Based on these results, it is immediate to conclude that the EGDSC-PLL and the structure proposed in [27] demand the lowest and highest computational efforts, respectively.
VI. SUMMARY AND CONCLUSION
In this paper, an efficient and low-cost implementation of GDSC-PLL was proposed. The suggested PLL structure is based on employing a nonadaptive GDSC operator as the SRF-PLL prefiltering stage and two compensators, called the PEC and AEC, to correct the phase-shift and amplitude scaling caused by the nonadaptive GDSC operator under off-nominal grid frequencies. It was shown that the PEC and AEC can be simply implemented using very few mathematical operations. In the PEC design, no assumption about the value of the grid frequency has been made. Therefore, the PEC can effectively compensate the phase shift caused by the nonadaptive GDSC operator regardless of the value of grid frequency. The design of the AEC, however, was made under the assumption that the grid frequency varies within a specific range. Therefore, the AEC cannot effectively correct the amplitude scaling caused by the nonadaptive GDSC operator for any value of grid frequency; however, as it was shown, it works well in the range of 50 ± 10 Hz, which is wider than the allowable range of grid frequency variations defined in international standards.
The small-signal model of the proposed PLL was also presented. It was demonstrated that this model is very accurate and can be very helpful in the selection of the control parameters. The closed-loop transfer function, which was obtained using this model, also proved that the proposed PLL is stable for positive values of the control parameters.
Finally, the effectiveness of the suggested PLL structure was evaluated through simulation and experimental results. It was verified that the PEC and AEC can effectively compensate the phase-shift and amplitude scaling caused by the PLL prefiltering stage, i.e., the nonadaptive GDSC operator. It was also shown that the proposed PLL provides a fast transient response and a good disturbance rejection capability. Through a comparison between the proposed PLL structure and the conventional GDSC-PLLs, it was also highlighted that the former requires a much lower computational effort in digital implementation.
